岩田穆の公表物 

  論文  

  1. 岩田 穆,吉村 寛,柳川文彦
    多周波受信器用混成集積化RCアクティブBPFの設計
    信学論(C), Vol. 60-C, No. 6, pp. 359-366, (1977)
  2. 岩田 穆,中山 了,斉藤保直,丹生和男
    レーザによる混成IC化RCアクティブフィルタの機能トリミング
    信学論(C), Vol. 60-C, No. 11, pp. 669-675, (1977)
  3. Goichi Tatsuno, Minpei Fujinami, Atsushi Iwata and Kaoru Kinamari
    Precision Electron Beam Exposure System, EB-52
    Revue de Physique Appliquee, Vol. 13, pp. 705-708, (1978)
  4. Atsushi Iwata, Kuniharu Uchimura, Sanshiro Hattori, Hiroaki Shimizu and Kazuo Ogasawara
    Low Power PCM CODEC and Filter System,
    IEEE J. of Solid-State Circuits, Vol. SC-16, No. 2, pp. 73-79, (1981)
  5. Atsushi Iwata, Hiroyuki Kikuchi, Kuniharu Uchimura, Akihiko Morino and Masahiko Nakajima,
    A Single-chip CODEC with Switched-Capacitor Filters,
    IEEE J. of Solid-State Circuits, Vol. SC-16, No. 4, pp. 315-321, (1981)
  6. Yukio Akazawa, Yasuyuki Matsuya and Atsushi Iwata,
    New Linearity Error Correction Technology for A/D and D/A Converter LSI,
    JJAP,Vol. 22, Sup.22-1, pp. 115-119, (1983)
  7. Kazunari Irie, Takehiko Uno, Kuniharu Uchimura and Atsushi Iwata,
    A Single-chip ADM LSI CODEC,
    IEEE J. of Solid-State Circuits, Vol. SC-18, No. 1, pp. 33-39, (1983)
  8. Yukio Akazawa, Hiroyuki Kikuchi, Atsushi Iwata, Takashi Matuura and Toru Takahashi,
    Low Power 1 GHz Frequency Synthesizer LSIs,
    IEEE J. of Solid-State Circuits, Vol. SC-18, No. 1, pp. 115-121, (1983)
  9. 金子孝夫,菊池博行,岩田 穆,
    多重化スイッチトキャパシタフィルタの設計法,
    信学論(C), Vol. J67-C, No. 7, pp. 588-595, (1984)
  10. 松谷康之,赤沢幸雄,岩田 穆, 高精度,高速CMOS1チップA/D,D/A変換器-全デジタル精度補正法 (LECS),
    信学論 (C), Vol. J69-C, No. 5, pp. 531-539, (1986)
  11. Junichi Takahashi, Takashi Kimura, Sanshiro Hattori and Atsushi Iwata,
    A Ring Array Processor Architecture for Highly Parallel Dynamic Time Warping,
    IEEE Trans. ASSP, Vol. 34, No. 5, pp. 1310-1318, (1986)
  12. Yasuyuki Matsuya, Kuniharu Uchimura and Atsushi Iwata,
    A 16-bit Oversampling A-to-D Conversion Technology Using Triple-Integration Noise Shaping,
    IEEE J. of Solid-State Circuits, Vol. SC-22, No. 6, pp. 921-929, (1987)
  13. Kuniharu Uchimura, Toshio Hayashi, Tadakatsu Kimura and Atsushi Iwata,
    Oversampling A-to-D and D-to-A Converters with Multi-stage Noise Shaping Modulators,
    IEEE Trans. ASSP, Vol. 36, No. 12, pp. 1899-1905, (1988)
  14. Eiichi Sano, Tuneo Tsukahara and Atsushi Iwata,
    Performance Limits of Mixed Analog/digital Circuits with Scaled MOSFETs,
    IEEE J. of Solid-State Circuits, Vol. SC-23, No. 4, pp. 942-949, (1988)
  15. Kenji Nakayama, Atsushi Iwata and Takeshi Yanagisawa,
    (Invited) Present and Future Trends in Integrated Analog Signal Processing Circuits,
    IEICE Trans. Vol. E71, No. 12, pp. 1177-1188, (1988)
  16. 金子孝夫,山内寛紀,岩田 穆.
    正規化浮動少数点VLSIシグナルプロセッサ:DSSP1
    信学論 (B),Vol. J72-B-I, No. 1, pp. 67-73, (1989)
  17. Yasuyuki Matsuya, Kuniharu Uchimura, Atsushi Iwata andTakao Kaneko,
    A 17-bit Oversampling D-to-A Conversion Technology using Multistage Noise Shaping,
    IEEE J. of Solid-State Circuits, Vol. SC-24, No. 4, pp. 969-975, (1989)
  18. 岩田 穆,松谷康之,
    オーディオ用1ビットAD, DA変換技術(1)
    JAS Journal, Vol, 29, No.1, pp15-21, 1989.
  19. 岩田 穆,松谷康之,
    オーディオ用1ビットAD, DA変換技術(2)
    JAS Journal, Vol, 29, No.2, pp.33-39, 1989.
  20. Tadao Nagatsuma, Tsugumichi Shibata, Eiichi Sano and Atsushi Iwata,
    Subpicosecond Sampling using a Noncontact Electro-optic Probe,
    J. Appl. Phys. Vol. 66, No. 9,  pp. 4001-4009, (1989)
  21. Eiichi Sano, Tadao Nagatsuma, Tsugumichi Shibata and Atsushi Iwata,
    Generation of Picosecond Electrical Pulses by Pulse-forming Optoelectronic Device,
    Appl. Phys. Lett., Vol. 55, No. 2, pp.151-152, (1989)
  22. M. Koga, T. Matsumoto, Y. Amemiya, A. Iwata and H. Miyao,
    High-Speed Analogue Neural-Network LSI Employing Super-Selfaligned Si Bipolar Process Technology,
    Electronics. Lett.,Vol. 27, No. 18, pp. 1678-1679, (1991)
  23. O. Fujita, Y. Amemiya and A. Iwata,
    Characteristics of Floating Gate Device as Analogue Memory for Neural Networks,
    Electron. Lett., Vol. 27, No. 11, pp. 924-925, (1991)
  24. T. Watanabe, T. Morosawa, N.. Shimazu, H. Morita, H. Yamauchi and A. Iwata,
    Reliability Enhancements for the Direct Wafer Exposure Electron Beam System EB60,
    J. of Vac. Sci. Technology B Vol.9, No.6, pp. 3028-3032, (1991)
  25. H. Yamauchi, T. Morosawa, T. Watanabe and A.i Iwata,
    Real-Time Feed- Forward Control LSIs for a Direct Wafer Exposure Electron Beam System,
    IEICE Trans. Electron. Vol. E76-C, No. 1, pp. 124-135, (1993)
  26. A. Iwata and I. Hayashi,
    Optical Interconnections as a New LSI Technology,
    IEICE Trans. Electron. Vol. E76-C, No. 1, pp. 90-99, (1993)
  27. A. Iwata,
    Optical Interconnection for ULSI Techmology Innovation,
    Optoelectronics -device and Technologies, Vol. 9, No.1, pp.39-54, (1994)
  28. A. Iwata and M. Nagata,
    A Concept of Analog-Digital merged Circuit Architecture for Future VLSI's,
    IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences,
    Vol. E79-A, No.2, pp.145-157, (1996).
  29. T. Doi, T. Namba, A. Uehara, M. Nagata, S. Miyazaki, K. Sibahara, S. Yokoyama, A. Iwata, T. Ae and M. Hirose,
    Optically Interconnected Kohonen Net for Pattern Recognition,
    JJAP, Vol.35. Part I, No. 2B, pp. 1405-1409 (1996)
  30. T. Namba, A. Uehara, T. Doi, T. Nagata, Y. Kuroda, S. Miyazaki, K. Sibahara, S. Yokoyama, A .Iwata and M. Hirose,
    High-Efficiency Micromirrors and Branched Optical Waveguides on Si Chips,
    JJAP, Vol.35. Part I, No. 2B, pp. 941-945 (1996)
  31. A. Iwata and M. Nagata,
    A Concept of Analog-Digital merged Circuit Architecture for Future VLSI's,
    Analog Integrated Circuits and Signal Processing, Vol.11, No.2, pp.83-96, (1996).
  32. T. Doi, A. Iwata and M. Hirose,
    Analysis and Design of Low Loss and Low Mode-Shift Integrated Optical Waveguides
    Using Finite-Difference Time-Domain Method,
    IEICE Trans. Electronics, Vol. E80-C, No.5, pp.625-631, (1997).
  33. T. Morie, S. Sakabayashi, M. Nagata and A. Iwata,
    Nonlinear function generators and Chaotic sugnal generators using a pulse-width modulation method,
    Electronics letters, Vol.33, No. 16, pp.1351-1352, 31, July, 1997.
  34. M. Saen, T. Morie, M. Nagata and A. Iwata,
    A Stochastic Associative Memory using Single-Electron Tunneling Devices,
    IEICE Trans. Electronics, Vol. E81-C, No.1, pp.30-35, 1998.
  35. M. Nagata, J. Funakoshi and A. Iwata,
    A PWM Signal Processing Core Circuit Based on a Switched Current Integration Technique,
    IEEE Journal of Solid-State Circuits, Vol.33, No.1, pp.53-59, 1998.
  36. T. Doi, A. Uehara, Y. Takahashi, S. Yokoyama, A. Iwata and M. Hirose,
    An Experimental Pattern Recognition System Using Bidirectional Optical Bus Lines,
    Jap. J. Appl. Phys., Vol. 37, Part I, No. 3B, pp.1116-1121, (1998).
  37. M. Nagata and A. Iwata,
    PWM Signal Processing Architecture for Intelligent Systems,
    Computers & Electrical Engineering, Vol. 23, No. 6, pp.393-405, 1997
  38. 岩田,永田,森江,
    アナログ・デジタル融合回路による知能処理LSI,
    電子情報通信学会誌,Vol. 81, No. 9, pp.893-897, 1998.
  39. 雨宮,岩田,広瀬,
    単電子回路による知能集積デバイスの可能性,
    電子情報通信学会誌,Vol. 81, No. 9, pp.898-902, 1998.
  40. M. Nagata and A. Iwata,
    Substrate Noise Simulation Techniques for Analog-Digital Mixed LSI Design (Invited)
    IEICE Trans. Fundamentals, Vol. E82-A, No.2, pp.271-278, 1999.
  41. T. Morie, J. Funakoshi, M. Nagata and A. Iwata,
    An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique,
    IEICE Trans. Fundamentals, Vol. E82-A, No.2, pp.356-363, 1999.
  42. a. Iwata, N. Sakimura, M. Nagata and T. Morie,
    The Architecture of Delta Sigma, Analog-to-Digital Converter using Voltage-Controlled Oscillator
    as a Multibit Quantizer,
    IEEE Trans. Circuits and Systems-II, Vol. 46, No.7, pp.941-945, 1999.
  43. S. Kinoshita, T. Morie, M. Nagata and A. Iwata,
    New Non-Volatile Analog Memory Circuits Using PWM Methods,
    IEICE Trans. Electron., Vol. E82-C, No. 9, pp. 1655-1661, 1999.
  44. T. Morie, K. Uchimura, Y. Amemiya,
    Analog LSI Implementation of Self-Learning Neural Networks,
    Computers and Electrical Engineering, Vol. 25, No. 5, pp. 339-355, 1999.
  45. H. Ando, T. Morie, M. Nagata and A. Iwata,
    A Nonlinear Oscillator Network for Gray-level Image Segmentation and PWM/PPM Circuits
    for its VLSI Implementation,
    IEICE Trans. Fundamentals, Vol. E83-A, No. 2, pp. 329-336, 2000.
  46. T. Morie, T. Matsuura, S. Miyata, T. Yamanaka, M. Nagata and A. Iwata,
    Quantum Dot Structures Measuring Hamming Distance for Associative Memories,
    Superlattices and Microstructures, Vol. 27, No. 5/6, pp. 613-616, 2000.
  47. T. Yamanaka, T. Morie, M. Nagata and A. Iwata,
    A single-electron stochastic associative processing circuit robust to random background-charge effects
    and its structure using, nanocrystal floating-gate transistors,
    Nanotechnology, Vol. 11, No. 3, pp. 154-160, 2000.
  48. M. Nagata, J. Nagai, T. Morie, and A. Iwata,
    Measurements and Analyses of Substrate Noise Waveform in Mixed Signal IC Environment,
    IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 6, pp. 671-678, 2000.
  49. T. Morie, S. Sakabayashi, M. Nagata and A. Iwata,
    CMOS Circuits Generating Arbitrary Chaos by Using Pulse Width Modulation Techniques,
    IEEE Trans. Circuits and Systems-I, Vol. 47, No. 11, pp. 1652-1657, 2000.
  50. A. Iwata, T. Morie, and M. Nagata,
    Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications (Invited),
    IEICE Trans. Fundamentals, Vol. E84-A, No. 2, pp. 486-496, 2001.
  51. M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata,
    Physical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits,
    IEEE J. Solid-State Circuits, Vol. 36, No. 3, pp. 539-549, 2001.
  52. S. Kinoshita, T. Morie, M. Nagata and A. Iwata,
    A PWM Analog Memory Programming Circuit for Floating-Gate MOSFETs with 75us Programming Time
    and 11b Updating Resolution,
    IEEE J. Solid-State Circuits, Vol. 36, No. 8, pp. 1286-1290, 2001.
  53. T. Yamanaka, T. Morie, M. Nagata, and A. Iwata,
    A CMOS Stochastic Associative Processor Using PWM Chaotic Signals,
    IEICE Trans. Electronics, Vol. E84-C, No. 12, pp. 1723-1729, 2001.
  54. H. Ando, T. Morie, M. Miyake, M. Nagata and A. Iwata,
    Image Segmentation/Extraction Using Nonlinear Cellular Networks and their VLSI Implementation
    Using Pulse-Modulation Techniques,
    IEICE Trans. Fundamentals, Vol. E85-A, No. 2, pp. 381-388, 2002.
  55. T. Morie and T. Matsuura and M. Nagata and A. Iwata,
    A Multi-Nano-Dot Circuit and Structure Using Thermal-Noise Assisted Tunneling
    for Stochastic Associative Processing,
    J. Nanosci. Nanotech., Vol. 2, No. 3, pp. 343-349, June, 2002.
  56. K. Katayama, M. Nagata, T. Morie and A. Iwata,
    An Hadamard Transform Chip Using the PWM Circuit Technique and Its Application to Image Processing,
    IEICE Trans. Electron., Vol. E85-C, NO.8, pp. 1596-1603, Aug. 2002.
  57. 岩田 穆,
    高機能アナログ・ディジタル混載システムLSI技術,
    電子情報通信学会論文誌, VOL.J85-C NO.9, 9月, 2002年
  58. T. Morie, T. Matsuura, M. Nagata, and A. Iwata
    A Multi-Nanodot Floating-Gate MOSFET Circuit for Spiking Neuron Models
    IEEE Trans. Nanotechnology, Vol. 2, No. 3, pp. 158-164, Sept. 2003.
  59. T. Yoshida, T. Mashimo, M. Akagi, A. Iwata, M. Yoshida and K. Uematsu,
    A Design of Neural Signal Sensing LSI with Multi-Input Channels,
    IEICE Trans. Fundamentals, Vol. E87-A, No. 2, pp. 376-383, Feb. 2004.< /li>
  60. T. Morie, K. Murakoshi, M. Nagata and A. Iwata,
    Pulse Modulation Techniques for Nonlinear Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps,
    IEICE Trans. Electron., Vol. E87-C, No. 11, pp. 1856-1862. November, 2004.
  61. T. Yoshida, M. Akagi, T. Mashimo, A. Iwata, M. Yoshida and K. Uematsu,
    A Design of Wireless Neural-Sensing LSI,
    IEICE Trans. Electronics, Vol. E87-C, No. 6, pp. 996-1002. June 2004.
  62. T. Yoshimura and A. Iwata,
    An analysis of interference in synchronous systems,
    IEICE Electronics,Express, Vol. 1, No. 15, pp. 465-471, 2004.
  63. M. Shiozaki, T. Mukai, M. Ono, M. Sasaki, A. Iwata,
    A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique,
    IEICE Trans. Electron., Vol. E88-C, No. 6, pp.1233-1240, June 2005.
  64. M. Shiozaki, T. Mukai, M. Ono, M. Sasaki, A. Iwata,
    A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip for Real-Time Robot Control with Multiprocessors,
    Journal of Robotics and Mechatronics, Vol. 17, No. 4, pp. 463-468, August 2005.
  65. M. Shiozaki, M. Sasaki, A. Mori, A. Iwata, and H. Ikeda,
    20GHz Uniform-Phase Uniform-Amplitude Standing-Wave Clock Distribution,
    IEICE Electronics Express (FLEX), Vol. 3, No. 2, pp. 11-16, 2006.
  66. T. Yoshimura, A. Iwata,    IEEE Darlington Award 受賞論文
    A Study of Interference in Synchronous Systems,
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, Vol. 53, No. 8, pp. 1726-1740, Aug, 2006.
  67. K. Sasaki, T. Morie, and A. Iwata,
    A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory,
    IEICE Trans. Electron., Vol. E89-C, No. 11, pp. 1637-1644, November 2006.
  68. M. Hori, M, Ueda and A. Iwata,
    Stochastic Computing Chip for Measurement of Manhattan Distance,
    Japanese Journal of Applied Physics, Vol. 45, No. 4B, pp. 3301-3306, 2006.
  69. T. Yoshida, Y. Masui, T. Mashimo, M. Sasaki and A. Iwata,
    A 1 V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique,
    IEICE Trans. Electrons., Vol. E89-C, pp. 769-774, Jun. 2006.
  70. D. Kosaka, M. Nagata, Y. Murasaka, A. Iwata
    Evaluation of Isolation Structures against High-Frequency Substrate Coupling
    in Analog/Mixed-Signal Integrated Circuits,
    IEICE Trans. Electron., Vol. E90-A, No. 2, pp. 380-387, February 2007.
  71. Y. Masui, T. Yoshida, M. Sasaki and A. Iwata
    A 0.6V Supply Complementary Metal Oxide Semiconductor Amplifier
    Using Noise Reduction Technique of Autozeroing and Chopper Stabilization,
    Japanese Journal of Applied Physics, Vol. 46, No. 4B, pp. 2252-2256, 2007
  72. T. Yoshida, N. Ishida, M. Sasaki and A. Iwata
    Low-Voltage, Low-Phase-Noise Ring Voltage-Controlled Oscillator Using 1/f-Noise Reduction Techniques
    Japanese Journal of Applied Physics, Vol. 46, No.4B, pp. 2257-2260, 2007.
  73. A. Iwata, T. Yoshida, M. Sasaki
    Low-Voltage and Low-Noise CMOS Analog Circuits Using Scaled Devices
    IEICE Trans. Electron., Vol. E90-C, No. 6, pp. 1149-1155, June 2007.
  74. D. Kosaka, M. Nagata Y. Murasaka and A. Iwata,
    Chip-Level Substrate Coupling Analysis with Reference Structures for Verification,
    IEICE Trans. Fundamentals, Vol.E90-A, No.12, pp. 2651-2660, Dec.1, 2007.
  75. H. Ando, S. Kameda, D. Arizono, N. Fuchigami, K. Kaya, M. Sasaki, and A. Iwata
    Principal Component Analysis-Based Object Detection/Recognition Chip
    for Wireless Interconnected Three-Dimensional Integration,
    Japanese Journal of Applied physics, Vol. 47, No. 4, pp. 2746-2748, April 25, 2008.
  76. A. Toya, Y. Murasaka, T. Ohmoto, and A. Iwata
    Evaluation of Digital Crosstalk Noise on Differential Input Voltage Controlled Oscillator,
    Japanese Journal of Applied physics, Vol. 47, No. 4, pp. 2742-2745, April 25, 2008.
  77. Y. Masui, T. Yoshida and A. Iwata,
    Low power and low voltage chopper amplifier without LPF,
    IEICE Electronics Express, vol.5, No.22, pp.967-972, 2008
  78. Y. Masui, T. Yoshida and A. Iwata,
    A 2.0 Vpp Input, 0.5 V Supply Delta Amplifier with A-to-D Conversion,
    IEICE Trans. on Electronics, Vol.E92-C, No.6 pp.828-834, June 1, 2009.
  79. K. Gotoh, H. Ando, and A. Iwata,
    A 1.0-V 10-b 30-MS/s 3.4-mW rail-to-rail pipelined ADC using a new front-end MDAC,
    IEICE Electronics Express, vol.6, No.4, pp.198-204, 2009.
  80. T. Yoshida, Y. Masui, R. Eki, A. Iwata, M. Yoshida and K. Uematsu,
    A Neural Recording Amplifier with Low-Frequency Noise Suppression,
    IEICE Trans. on Electronics, Vol.E93-C, No.6 pp.849-854, June, 2010.
  81. 亀田成司, 森山祐介, 野田健一, 岩田 穆,
    ルシフェラーゼによる生物発光を検出可能な高感度バイオフォトセンサの開発
    計測自動制御学会論文誌 vol.47, No.25-30, 2011.
  82. T. Yoshida, K. Sueishi, A. Iwata, K. Matsushita, M. Hirata, and T. Suzuki,
    A High-Linearity Low-Noise Amplifier with Variable Bandwidth for Neural Recoding Systems,
    Jpn. J. Appl. Phys., vol.50, 04DE07, 2011.
  83. A. Iwata, Y. Murasaka, T. Maeda, and T. Ohmoto,
    Background Calibration Techniques for Low-power and High-speed Data Conversion,
    IEICE Trans. Electron., Vol. E94-C, No. 6, pp. 923-929, June 2011.
  84. K. Shimonomura, S. Kameda A. Iwata, and T. Yagi,
    Wide-Dynamioc-Range APS-Based Silicon Retina with Brightness Constancy,
    IEEE Trans. Meural Networks., Vol. 22, No. 9, pp. 1482-1493, Sept. 2011.
  解説論文  

  1. 武部幹,岩田穆
    スイッチトキャパシタフィルタ
    信学会誌,Vol. 64, No. 12, pp.1293-1300, 1981.
  2. 岩田 穆,
    MOSアナログICの現状と問題点
    信学会誌,Vol. 66, No. 3, pp.247-253, 1983.
  3. 青山友紀,岩田 穆, 通信とLSIインパクト
    信学会誌,Vol. 69, No. 2, pp.101-107, 1986.
  4. 岩田穆,
    オーバサンプリンA-D・D-A変換技術とそのVLSI化
    信学会誌,Vol. 72, No.12, pp. 1422-1429, 1989.
  5. 岩田穆,
    ASIC小特集「総論」
    信学会誌,Vol. 73, No.10, pp. 1032-1035, 1990.
  6. 平井有三,岩田穆, ニュ-ロコンピュ-タとLSI
    スペクトラム(日本語版), Vol.02 , No.12, pp. 52-62, 1990.
  7. 雨宮好仁,岩田穆,
    21世紀の集積回路-微細化限界の向こう
    電気学会誌, Vol. 111, No.2, pp. 135-142, 1991.
  8. 岩田穆, 新概念の集積システムを求めて
    信学会誌, Vol. 75, No.4, pp.321-325, 1992.
  9. 岩田穆,
    ニュロコンピュ-タとVLSI
    電気学会誌,Vol. 112, No. 7, pp. 495-502, 1992.
  10. 岩田穆,
    私の意見「アナログ回路設計における課題と見通し」
    信学会誌, Vol. 76, No. 5, pp. 541-544, 1993.
  11. 岩田穆,
    新概念のシステム集積化に向けたデバイス技術の課題
    ウルトラクリーンテクノロジー,Vol. 7, N0. 1, pp. 46-49, 1995.
  12. 岩田穆,
    超大規模集積回路における光インタコネクション
    光学,Vol.25, No.3, pp.126-131, 1995.
  13. 岩田穆,
    光インタコネクションの集積回路への導入効果
    オプトロニクス,No. 177, pp. 150-155, 1996.
  14. 鳳紘一郎,上田和宏,南谷崇,安浦寛人,岩田穆,家田信明,石井吉彦,浅田邦博,
    VLSI 設計教育の現状と将来
    電子情報通信学会誌,Vol.80, No. 1, pp.40-62, 1997.
  15. 岩田穆,永田真,森江隆
    [解説論文] アナログ・デジタル融合回路による知能処理LSI
    電子情報通信学会誌,Vol. 81, No. 9, pp.893-897, 1998.
  16. 雨宮好仁,岩田穆,広瀬全孝
    [解説論文] 単電子回路による知能集積デバイスの可能性
    電子情報通信学会誌,Vol. 81, No. 9, pp.898-902, 1998.
  17. 岩田穆
    脳をモデルとするコンピュータ
    Break Through, No. 155, pp.2-3, May, 1999.
  18. 岩田穆,永田真,
    アナログディジタル回路混在チップの低雑音設計技術,
    電子材料,Vol. 39, No. 1, pp23-28, 2000.1.
  19. 永田真,岩田穆,
    基板ノイズを低減するデジタル回路の新設計法,
    エレクトロニクス,Vol. 45, No. 5, pp. 1-4, 2000.5.
  20. 岩田穆,
    ミックスドシグナルSoCの技術動向バイオや生命体とIT技術との融合を目指す,
    Semiconductor FPD World,プレスジャーナル,pp. 130-132  2001.9.
  21. 森江隆,岩田穆,
    量子ドットを用いた知能情報処理回路,
    電気学会誌,Vol. 122, No. 2. pp. 94-96, 2002.
  22. 岩田穆 大学技術活用によるアナログ回路設計のベンチャー企業,
    電子材料, Vol.41, No.2,pp.52-55, 2002.2.
  23. 森江隆,岩田穆,
    ・ナノ構造における量子的確率現象を利用した知能情報処理,
    KASTレポート,神奈川科学技術アカデミー,2002.
  24. 岩田 穆,
    21世紀COE「テラビット情報ナノエレクトロニクス」,
    電気学会誌,Vol. 123, No. 4. p. 243, 2003.
  25. 岩田穆、亀田成司
    生命体情報処理とエレクトロニクスの融合の融合
    応用物理, Vol.74,No. 7, pp. 884-889, 2005.
  26. 岩田穆,
    三次元集積のためのインダクタ対による無線インタコネクション
    電子情報通信学会,Vol. 90,No. 10,pp. 864-870,2007.
  27. 岩田穆,
    [小特集インタコネクション技術] インタコネクション技術の概要
    電子情報通信学会,Vol. 94,No. 12,pp. 1022-1026,2011.